

The diagram illustrates a dual-channel storage architecture. Two channels, 10a and 10b, are shown, each connected to a host system via a host interface unit (102a, 102b). Channel 10a includes a write completion control unit (103a), a cache memory (101a), and a power unit A (11a). Channel 10b includes a write completion control unit (103b), a cache memory (101b), and a power unit B (11b). Both channels share a common bus (120a, 120b) that connects to a set of four storage units (12a, 12b, 12c, 12d). The storage units are arranged in two rows of two, with each unit connected to the common bus. The cache memory (101a, 101b) is connected to the common bus via a cache memory control unit (111a, 111b) and a cache memory buffer (112a, 112b). The power unit A (11a) is connected to the common bus via a power unit control unit (113a) and a power unit buffer (114a). The power unit B (11b) is connected to the common bus via a power unit control unit (113b) and a power unit buffer (114b).


FIG. 1b

FIG. 2




FIG.3




FIG.7

